Abstract -Phased-array receivers are popular electronic systems due to the advantages of signal to noise ratio (SNR) improvement and interference cancellation. However, they are mostly discussed on circuit level, and it is hardly seen any systematic design approach for phased-array receivers in general. The scope of this paper is to analyze the difference between phased-array and single-chain receivers from noise and linearity perspectives, and provide a systematic design approach to minimize the overall power consumption.
I. INTRODUCTION
Phased-array receivers are important electronic systems that have a wide range of applications. Compared with a single-chain receiver, two of the main benefits that arraysystem can provide are signal to noise ratio (SNR) enhancement and interference cancellation. Topics about phased-array circuits have been widely discussed [1] . To improve the system performance further, not only the circuit design but also the system design needs to be optimized. The scope of this paper is to optimize the phased-array receivers from noise and linearity perspectives, and provide a systematic design approach to minimize the overall power consumption.
With a single-chain receiver, important system parameters are front-end gain (G FE ), noise figure (NF FE ), and third order input intercept point (IIP3 FE ), ADC noise figure (NF ADC ) and third order input intercept point (IIP3 ADC ) [2] . With a phased-array receiver, three more system parameters are added as shown in Fig. 1 , antenna number n, desired incidence angle The impact of adding additional parameters to the system noise and linearity performance will be separately discussed in section II. Section III uses IEEE 802.11a standard as an example to demonstrate the systematic design approach of the phased-array receiver to meet the standard requirements with minimum overall power consumption. 
II. ARRAY SYSTEM NOISE AND LINEARITY ANALYSIS
Depending on the location where the required phase shifter performed, phased-array can be classified as RF, LO, IF or digital beam-forming. In this paper, we take the RF beam-forming architecture as an example. Fig. 2(a) shows a phased-array receiver in which signal and noise power level at the antenna inputs are S in and N FL , respectively. Front-end (FE) equivalent noise power (N FE ) is referred to the input. Front-end gain (G FE ) enlarges signal as well as noise. Analog to digital converter (ADC) converts analog signal into digital domain, but also adds quantization noise (N ADC ). Assuming a unity gain ADC and a lossless & noise-free phase shifter which combines signal and noise from each path, at point A, the correlated signals from all antenna inputs are added in voltage, nevertheless, the uncorrelated noise from each path are added in power, yielding:
A. Phased-array noise analysis
From (1) and (2), we are able to project phased-array receiver in Fig. 2 (a) into an equivalent single-path structure in Fig 2( 
Hence, the total noise factor (F tot ) of the phased-array receiver is:
The equivalent Friis noise equation for phased-array is:
where F FE and F ADC represent noise factor of the front-end and ADC, respectively. It is obviously to see that due to the antenna array gain, both front-end and ADC input referred noises are reduced. A design flow for a single-path receiver which indicates four variables that can be used for the trade-off between RF and ADC blocks was reported in [2] . To optimize the phased-array receiver performance, we can generate the phased-array noise power (mW) flow diagram in Fig. 3 , where N tot is the equivalent total noise referring to ADC input, and N FE is the different between N tot and ADC noise N ADC . N FE can be expressed as: Fig. 3 . Phased-array noise power (mW) flow diagram.
Combining (5) and (6), the noise figure of front-end and ADC can be derived in (7) and (8), respectively. 
We can see that NF FE has a direct relation with N FE , and NF ADC has a reverse relation with N FE . Keeping NF tot , G FE , and n constant, adjusting N FE can result in the trade-off between front-end and ADC noise.
B. Phased-array linearity analysis
In a single-chain receiver, the linearity performance reflects on the third order input intercept point (IIP3). It is in many cases dominant by the interferer instead of the desired signal. Phased-array receiver has the advantage of enhance the desired signal by adding them in-phase, and reject the unwanted interferer (from another angle) by adding them out-of-phase. This property can be expressed in (9) as:
where A(t) is the amplitude of the coming signal and f C is the carrier frequency. is the input signal phase difference (can be either desired or unwanted signal), and is the phase compensation (for desired signal) on each path. Further more, assuming antenna spacing d= /2 ( is the signal wavelength), the space angle (deg) can be transferred to phase difference by: (9) and (10), and taking only the absolute amplitude of S SUM , normalized array gain, A SUM , can be expressed as,
When n=1, it is a single antenna receiver without any directivity. Hence, the array gain is unity for all incidence angels. When n l ≠ , multiple antennas produce antenna patterns which are function of n, Fig. 2(a) , one can find the equivalent gain for the interferer signal at point A:
L n θ θ . Assuming interferers dominant the receiver linearity performance, equivalent Friis linearity equation for phased-array is: According to [2] , we can generate the phased-array distortion power (mW) flow diagram in Fig. 5 , where D tot is the equivalent total distortion power referring to ADC output, and D FE is the different between D tot and ADC distortion power D ADC . D FE can be expressed as,
Combining (13) and (14), the IIP3 FE and IIP3 ADC can be derived in (15) and (16), respectively. 
III. SYSTEMATIC DESIGN FOR PHASED-ARRAY RECEIVER
The predefined specifications of wireless standards are determining today's design strategy. Standards usually include: bandwidth of the signal (BW), minimum signal to noise and distortion ratio (SNDR min ) (derived from BER and modulation scheme), minimum detectable signal power (P S,min ), desired signal power (P S,want ) and interferer power (P Int ) for inter-modulation characterization. This allows us to determine the receiver total noise figure and total input intercept point, as:
( ) Fig. 6(a), (b) , (c), and (d), respectively. By choosing various sets of ( N FE , D FE ) , we can get various sets of (NF FE , NF ADC , IIP3 FE , IIP3 ADC , G FE , n) to meet system requirements. Targeting for minimum system power consumption, we can derive the overall system power relation in (19), 
where P C,FE and P C,ADC denote the power coefficient of the front-end and ADC, respectively. With fixed P C,FE and P C,ADC , we can find one set of ( N FE , D FE ) results in the minimum system power consumption.
IV. CONCLUSION
This paper has presented a systematic design approach for phased-array receivers. It started with analyzing the difference between phased-array and single-chain receivers from noise and linearity perspectives, and then provided a systematic design approach to minimize the overall power consumption.
